ATTENTION: Due to increased demand and order volume, processing time may take an additional 1-3 business days.
Mfr. Part # EP20K100FC3243

EP20K100EFC324-2

Manufacturer ALTERAALTERA
Description

FPGA APEX 20K Family 100K Gates 4160 Cells 167MHz 0.22um Technology 2.5V 324-Pin FBGA

FPGA APEX 20K Family 100K Gates 4160 Cells 250MHz 0.22um Technology 1.8V 324-Pin FBGA

Datasheet
RoHS
Specifications

Mount

Surface Mount

Surface Mount

Mounting Type

Surface Mount

Surface Mount

Package / Case

324-BGA

324-BGA

Surface Mount

YES

YES

Number of Pins

324

324

Supplier Device Package

324-FBGA (19x19)

324-FBGA (19x19)

Number of Terminals

324

324

Schedule B

8542390000/8542390000, 8542390000/8542390000/8542390000/8542390000/8542390000

-

Number of I/Os

252

246

RoHS

Compliant

Compliant

Package

Bulk

-

Mfr

Altera

-

Product Status

Active

-

Package Description

BGA, BGA324(UNSPEC)

FINE LINE, BGA-324

Package Style

GRID ARRAY

GRID ARRAY

Moisture Sensitivity Levels

3

3

Package Body Material

PLASTIC/EPOXY

PLASTIC/EPOXY

Package Equivalence Code

BGA324(UNSPEC)

BGA324,18X18,40

Supply Voltage-Nom

2.5 V

1.8 V

Reflow Temperature-Max (s)

30

30

Supply Voltage-Min

2.375 V

1.71 V

Operating Temperature-Max

85 °C

85 °C

Rohs Code

No

No

Manufacturer Part Number

EP20K100FC324-3

EP20K100EFC324-2

Package Code

BGA

BGA

Package Shape

SQUARE

SQUARE

Manufacturer

Intel Corporation

Intel Corporation

Part Life Cycle Code

Obsolete

Obsolete

Number of I/O Lines

252

246

Ihs Manufacturer

INTEL CORP

INTEL CORP

Supply Voltage-Max

2.625 V

1.89 V

Risk Rank

7.83

5.01

Operating Temperature

0°C ~ 85°C (TJ)

0°C ~ 85°C (TJ)

Series

APEX-20K®

APEX-20KE®

JESD-609 Code

e0

e0

Part Status

Obsolete

Obsolete

ECCN Code

3A991

3A991

Terminal Finish

Tin/Lead (Sn/Pb)

Tin/Lead (Sn/Pb)

Max Operating Temperature

85 °C

85 °C

Min Operating Temperature

0 °C

0 °C

HTS Code

8542.39.00.01

8542.39.00.01

Subcategory

Field Programmable Gate Arrays

Field Programmable Gate Arrays

Technology

CMOS

CMOS

Voltage - Supply

2.5 V

1.8 V

Terminal Position

BOTTOM

BOTTOM

Terminal Form

BALL

BALL

Peak Reflow Temperature (Cel)

220

220

Terminal Pitch

1 mm

1 mm

Reach Compliance Code

compliant

compliant

Frequency

167 MHz

250 MHz

Base Part Number

EP20K100

EP20K100

JESD-30 Code

S-PBGA-B324

S-PBGA-B324

Number of Outputs

246

238

Qualification Status

Not Qualified

Not Qualified

Power Supplies

2.5,2.5/3.3 V

1.8,1.8/3.3 V

Temperature Grade

OTHER

OTHER

Memory Size

6.5 kB

6.5 kB

RAM Size

6.5 kB

6.5 kB

Propagation Delay

3.6 ns

2.02 ns

Number of Inputs

246

238

Organization

4 DEDICATED INPUTS, 252 I/O

4 DEDICATED INPUTS, 246 I/O

Seated Height-Max

3.5 mm

3.5 mm

Programmable Logic Type

LOADABLE PLD

LOADABLE PLD

Number of Logic Elements/Cells

4160

4160

Total RAM Bits

53248

53248

Number of Gates

263000

263000

Number of LABs/CLBs

416

416

Number of Logic Blocks (LABs)

416

416

Output Function

MACROCELL

MACROCELL

Number of Logic Cells

4160

4160

Number of Dedicated Inputs

4

4

Voltage - Supply (Max)

2.625 V

1.89 V

Voltage - Supply (Min)

2.375 V

1.71 V

Width

19 mm

19 mm

Length

19 mm

19 mm

Lead Free

Contains Lead

Contains Lead

Clock Frequency-Max

-

160 MHz

Packaging

-

Bulk

Max Frequency

-

170 MHz

Radiation Hardening

-

No

Pricing(USD)
Grads Price
-
-
Availability

-

19

Price

-

-

Quantity

In Stock