ATTENTION: Due to increased demand and order volume, processing time may take an additional 1-3 business days.
Mfr. Part # EP20K600EBC652-1

EP2A25F672C9

Manufacturer IntelIntel
Description

FPGA - Field Programmable Gate Array CPLD - APEX 20K 2432 Macros 488 IO

FPGA - Field Programmable Gate Array CPLD - APEX II 2432 Macro 492 IOs

Datasheet
RoHS
Specifications

Mounting Type

Surface Mount

Surface Mount

Package / Case

652-BGA

672-BBGA, FCBGA

Surface Mount

YES

YES

Number of I/Os

488

492

Operating Temperature

0°C~85°C TJ

0°C~85°C TJ

Packaging

Tray

Tray

Series

APEX-20KE®

APEX II

JESD-609 Code

e0

e0

Part Status

Obsolete

Obsolete

Moisture Sensitivity Level (MSL)

3 (168 Hours)

3 (168 Hours)

Number of Terminations

652

672

ECCN Code

3A001.A.7.A

3A001.A.7.A

Terminal Finish

Tin/Lead (Sn/Pb)

Tin/Lead (Sn/Pb)

HTS Code

8542.39.00.01

8542.39.00.01

Voltage - Supply

1.8V

1.425V~1.575V

Terminal Position

BOTTOM

BOTTOM

Terminal Form

BALL

BALL

Peak Reflow Temperature (Cel)

220

220

Terminal Pitch

1.27mm

1mm

Reach Compliance Code

compliant

compliant

Time@Peak Reflow Temperature-Max (s)

30

30

Base Part Number

EP20K600

EP2A25

JESD-30 Code

S-PBGA-B652

S-PBGA-B672

Number of Outputs

480

480

Qualification Status

Not Qualified

Not Qualified

Power Supplies

1.81.8/3.3V

1.51.5/3.3V

Clock Frequency

160MHz

-

Propagation Delay

1.57 ns

2.23 ns

Number of Inputs

480

480

Programmable Logic Type

LOADABLE PLD

LOADABLE PLD

Number of Logic Elements/Cells

24320

24320

Total RAM Bits

311296

622592

Number of Gates

1537000

2750000

Number of LABs/CLBs

2432

2430

Output Function

MACROCELL

MACROCELL

Number of Dedicated Inputs

4

-

Length

45mm

27mm

Height Seated (Max)

3.5mm

2.1mm

Width

45mm

27mm

RoHS Status

Non-RoHS Compliant

Non-RoHS Compliant

Pricing(USD)
Grads Price
-
-
Availability

-

-

Price

-

-

Quantity

In Stock